Clock generator, 300MHz~500MHz based PLL, with lock detection and free running
Technical Specifications
Foundry, Node
0.18um
Maturity
Silicon Proven
Related IPs
- ARC EM9D 32-bit DSP Enhanced Processor core based on the ARCv2DSP ISA with CCM and XY Memory
- ARC HS47DFS, with DSP extensions, and ASIL B / ASIL D support, including lock-step for functional safety applications
- Clock generator, 300MHz~500MHz based PLL
- SMIC 0.18um 1.8v APLL with Free Running
- Phase-locked loop clock generator
- Programmable Clock Generator