The 8/32-bit PROM/SRAM Controller IP cores is an 8/32-bit PROM/SRAM/IO controller that interfaces external asynchronous SRAM, PROM and I/O to the AMBA AHB bus. The controller can handle 32-bit wide SRAM and I/O, and either 8- or 32-bit PROM
32-bit SRAM/PROM Controller
Overview
Key Features
- AMBA AHB interface
- Low area consumption
- Compatible with AMBA-2.0
Deliverables
- VHDL source code
- Synplify project file
- VHDL test bench
- Template design for LEON3 processor
- FPGA evaluation board (optional)
Technical Specifications
Foundry, Node
Any
Maturity
Production
Availability
Immediate
Related IPs
- PCI Compiler, 32-bit Target
- 32-bit RISC Processor To Deliver High Performance In Low-Cost Microcontroller Applications
- Master and Slave SPI Bus Controller
- 32-bit & 64-bit Initiator/Target for PCI Product Bundle
- 32-bit Initiator/Target for PCI
- 32-bit Initiator/Target for PCI Single Project Spartan Series