Something I Learned on the Way to an IP Conference
November 12, 2013
I had a very interesting discussion with Sundar Iyer, CEO of Memoir Systems during a briefing they were giving Semico on their just released Pattern Aware Memory IP technology.
To briefly restate their announcement: Memoir has researched the different interactions between processors and memory in high performance Datacom systems and found that certain operations recur fairly often. These operations roughly fall into four groupings: Counter Memory, Sequential Memory, Allocation Memory and Update Memory. There are probably many more than these, types but Memoir is starting with these operations to begin with.
To read the full article, click here
Related Semiconductor IP
- 64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems
- POWER ON RESET FOR DUAL SUPPLY SYSTEMS
- SOQPSK-TG LDPC Modulator for communication systems with non-linear amplifiers
- Image signal processor to advance vision systems for IoT and embedded markets
- Gladius Connected Buildings, goes beyond automation of air-conditioning and lighting systems in isolation
Related Blogs
- Intel vs ARM - Did the Embedded Systems Conference India Shed Light on the Battle?
- How To Be A Chip CEO By Pasquale Pistorio
- NXP's Market Figures Are Wrong, Says Future Horizons CEO
- Benefits Of Artisan Acquisition 'Coming Through', Says ARM CEO
Latest Blogs
- FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits