Something I Learned on the Way to an IP Conference
November 12, 2013
I had a very interesting discussion with Sundar Iyer, CEO of Memoir Systems during a briefing they were giving Semico on their just released Pattern Aware Memory IP technology.
To briefly restate their announcement: Memoir has researched the different interactions between processors and memory in high performance Datacom systems and found that certain operations recur fairly often. These operations roughly fall into four groupings: Counter Memory, Sequential Memory, Allocation Memory and Update Memory. There are probably many more than these, types but Memoir is starting with these operations to begin with.
To read the full article, click here
Related Semiconductor IP
- NVMe Gen 5 Controller - Ensures efficient, high-speed data transfer and error-free operation in storage systems
- SPI - Verifies reliable data transfer and protocol compliance in SPI systems
- NVMe Gen5 Controller - Enhances data transfer speeds and reduces latency for storage systems
- FlexRay - High-speed, reliable communication for safety-critical systems
- CXL - Enables robust testing of CXL-based systems for performance and reliability
Related Blogs
- Intel vs ARM - Did the Embedded Systems Conference India Shed Light on the Battle?
- How To Be A Chip CEO By Pasquale Pistorio
- NXP's Market Figures Are Wrong, Says Future Horizons CEO
- Benefits Of Artisan Acquisition 'Coming Through', Says ARM CEO
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms