Noc Interconnect IP
Filter
Compare
15
IP
from 8 vendors
(1
-
10)
-
Network-on-Chip (NoC) Interconnect IP
- AMBA AXI / APB / AHB protocol compliant
- Configurable number of masters and slaves
-
LPDDR5X/5/4X/4 combo PHY at 12nm
- Compliant with JEDEC JESD209-5C for LPDDR5x/5/4x/4 with PHY standards
- Delivering up to 8533Mbps
- DFI 5.1 specification PHY Interface Compliant
- Support up to 4 ranks
-
LPDDR5X/5/4X/4 PHY for 16nm
- Compliant with JEDEC standards for LPDDR5/4x/4 with PHY standards
- DFI 5.0 Interface Compliant
- Supports up to 4 ranks
-
LPDDR5X/5/4X/4 PHY IP for 12nm
- Compliant with JEDEC standards for LPDDR5X/5/4X/4 with PHY standards
- DFI 5.0 Interface Compliant
- Supports up to 4 ranks
- Multiple frequency states
-
High speed NoC (Network On-Chip) Interconnect IP
- High Performance
- Low Power Consumption
- Smaller Area
-
Tessent NoC Monitor
- Full transaction and trace-level visibility of traffic
- Wide range of measurements, analytics statistics: transactions, bus cycles, latency, duration, beats, concurrency
-
Die-to-Die (D2D) Interconnect
- Adaptable to any communication protocols including extending SkyeChip’s Non-Coherent and Coherent NOC interconnects across multiple dies
- Architected to significantly reduce wiring overhead across multiple dies
- Supports transfer rates of up to 6.4GT/s
- Supports major 2.5D and 3D inter-die packaging technologies
-
Asynchronous Network on Chip IP
- High performance interconnects, Ultra-low-latency and Deep pipelining
-
FlexNoC 5 Interconnect IP
- Physical Awareness for faster timing closure
- Higher margins
- Fewer wires
-
NoC System IP
- Packetization allows a reduction of the wire count
- Significant reduction of the complexity of large crossbars by partitioning them into smaller ones
- Introduction of pipelining to links with heavy loads, allowing the NoC to operate faster
