MIPI DSI IP

As part of the MIPI (Mobile Industry Processor Interface) standard, MIPI DSI IP supports high-definition video and graphics transmission, making it ideal for smartphones, tablets, automotive displays, and wearables. With its ability to deliver high-quality image output while minimizing power consumption, MIPI DSI IP plays a vital role in enhancing the display performance of modern devices.

All offers in MIPI DSI IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 104 MIPI DSI IP from 16 vendors (1 - 10)
  • MIPI DSI-2 Controller Core
    • Fully MIPI DSI-2/DSI standard compliant
    • 64 and 32-bit core widths
    • Host (Tx) and Peripheral (Rx) versions
    • Supports 1-4, 9.0+ Gbps D-PHY data lanes
    • Supports 1-4, 6.0+ Gsym/s C-PHY lane (trio)
    • Supports all data types
    Block Diagram -- MIPI DSI-2 Controller Core
  • Simulation VIP for MIPI DSI-2
    • Receiver and Transmitter Verification
    • Verifies both DSI processor and peripheral
    • Physical Layer
    • Includes the MIPI D-PHYsm/C-PHYsm VIP for physical layer verification
    Block Diagram -- Simulation VIP for MIPI DSI-2
  • Simulation VIP for MIPI DPI
    • Transmitter and Receiver
    • Drives or monitors all possible frames
    • Physical Layer
    • Supports all color coding (16/18/24 bits and configuration 1, 2, 3)
    Block Diagram -- Simulation VIP for MIPI DPI
  • Simulation VIP for MIPI DBI
    • Configuration/Data
    • Supports protocol checks of signal timings
    • Data
    • Supports a variety of callbacks for better control and monitor functions
    Block Diagram -- Simulation VIP for MIPI DBI
  • MIPI DSI-2 Verification IP
    • Full MIPI DSI-2 Tx and Rx functionality.
    • Supports 2.0 MIPI DSI-2 Specification.
    • Support both DPHY and CPHY
    • Supports MIPI DBI specification
    Block Diagram -- MIPI DSI-2 Verification IP
  • MIPI DSI Verification IP
    • Full MIPI DSI Transmitter and Receiver functionality.
    • Supports 1.3.1 MIPI DSI/2.0 MIPI DSI-2 Specifications.
    • Supports PPI interface.
    • Operates as a Transmitter, Receiver, or both.
    Block Diagram -- MIPI DSI Verification IP
  • MIPI DSI-2 Synthesizable Transactor
    • Full MIPI DSI-2 Tx and Rx functionality.
    • Supports MIPI DSI-2 Specification.
    • Support both DPHY and CPHY
    • Supports MIPI DBI specification
    Block Diagram -- MIPI DSI-2 Synthesizable Transactor
  • MIPI DSI Synthesizable Transactor
    • Full MIPI DSI Transmitter and Receiver functionality.
    • Supports MIPI DSI v1.3 and MIPI DSI-2 v1.1 Specifications.
    • Supports PPI interface.
    • Operates as a Transmitter, Receiver, or both.
    Block Diagram -- MIPI DSI Synthesizable Transactor
  • MIPI DSI-2 Transmitter IIP
    • Compliant with MIPI DSI-2 Specification v1.3
    • Compliant with D - PHY Specification v1.1,v1.2,v2.0,v2.1
    • Compliant with C - PHY Specification v0.7,v1.2
    • Compliant with Display Pixel Interface (DPI -2) v 2.0
    Block Diagram -- MIPI DSI-2 Transmitter IIP
  • MIPI DSI-2 Receiver IIP
    • Compliant with MIPI DSI-2 specification v1.3
    • Compliant with D - PHY Specification v1.1,v1.2,v2.0,v2.1
    • Compliant with C - PHY Specification v0.7,v1.2
    • Compliant with Display Pixel Interface (DPI -2) v 2.0
    Block Diagram -- MIPI DSI-2 Receiver IIP
×
Semiconductor IP