PCIe5.0 PHY & Controller

Overview

The Innosilicon Gen1/2/3/4/5 PCI Express Controller provides a PCI Express Root Complex (RC) and Endpoint (EP) application. It’s a high performance, high reliability, low latency, low area, low power and easy to integrate PCI Express solution. This Controller supports Up to x8 Gen1 (2.5Gb/s), Gen2 (5.0Gb/s), Gen3 (8.0Gb/s), Gen4 (16Gb/s), Gen5 (32Gb/s), full compliant with PCI Express Base Specification, Revision 5.0.

Key Features

  • Fully compliant with PCI Express Base Specification Revision 5.0
  • Fully compliant with PIPE Specifications Revision 4.4.1
  • Support Root Complex and Endpoint Mode
  • Support Gen1 (2.5Gbps), Gen2 (5Gbps), Gen3 (8Gbps), Gen4 (16Gbps), Gen5 (32Gbps)
  • Support x1 x2 x4 x8 x16 (according to request)
  • Internal Address Translation
  • AXI4 Address-64bits Data-64bits
  • PIPE-32bits Dynamic Frequency
  • Max Payload Size 512 bytes
  • Embedded DMA
  • Automatic Lane Reversal
  • Advanced Error Reporting (AER)
  • ASPM L0s, L1
  • L1 Substates (L1SS) with CLKREQ
  • MSI/INTx
  • 1 Virtual Channel (VC)
  • ECRC generation and check
  • ID-Based Ordering (IDO)

Benefits

  • Higher bandwidth upto 64Gbps in X4 mode
  • Support different configuration for different protocol applications
  • Lowest power consumption per Gbps data rates

Deliverables

  • Databook
  • Encrypted simulation model
  • Netlist
  • SDC Files

Technical Specifications

Foundry, Node
TSMC16/12/10/7/5/4/3nm,Samsung 14/10/8nm,SMIC14nm,GF14/12nm
Maturity
Silicon Proven
GLOBALFOUNDRIES
In Production: 12nm , 14nm LPP
Silicon Proven: 12nm , 14nm LPP
SMIC
In Production: 14nm
Silicon Proven: 14nm
Samsung
In Production: 8nm , 10nm , 14nm
Silicon Proven: 8nm , 10nm , 14nm
TSMC
In Production: 3nm , 4nm , 5nm , 6nm , 7nm , 10nm , 12nm , 16nm
Silicon Proven: 3nm , 4nm , 5nm , 6nm , 7nm , 10nm , 12nm , 16nm
×
Semiconductor IP