Hardware Design Requires Hardware Design Languages
Embedded.com (04/20/09, 07:27:00 PM EDT)
Electronic System Level (ESL) design is a rapidly involving and ever more important segment of the Electronic Design Automation (EDA) industry. While ESL is still in a relatively early stage of deployment, there are many experiences that have been garnered from careers in the register transfer level (RTL) market that are applicable to this evolving domain.
A couple of important lessons learned from the RTL space:
- Hardware design has become highly "language" oriented
- Description of hardware devices requires specific hardware-oriented constructs, including hierarchical blocks, communicating modules, time and concurrency
- Efficient synthesis of the hardware description language (HDL) is critical
- Simulations in new languages must coexist with existing intellectual property (IP) blocks
- Development and support of industry standard languages is essential
High-Level Synthesis (HLS) is a critical element of a long-term ESL strategy. It provides a logical path to silicon for those parts of a system that a design team will implement as custom blocks, as opposed to existing block implementations from either past designs or those commercially acquired.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Refactoring Hardware Algorithms to Functional Timed SystemC Models
- Moving to SystemC TLM for design and verification of digital hardware
- Applying Continuous Integration to Hardware Design and Verification
- Why Hardware Root of Trust Needs Anti-Tampering Design
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience