Dolphin Integration introduces an ultra High Density Library decreasing the 130 nm logic area up to 30%
Meylan, France – June 11, 2010. Designers of cost-optimized SoC designs can rely upon the highest-density Standard Cell Library, HD-BTF to improve the area of their logic blocks with a decrease up to 30%.
Compared with typical 9 tracks library after P&R, HD-BTF make easier the quest for density:
- 6 track library
- High Density flip flop: the Spinner cell system for reduced sequential area
- Density optimized cell layout and placement of pins
- Delivered with optimization scripts for each stage of the implementation flow: from Synthesis, through Placement and construction of the Clock paths to Routing.
Density remains the Holy Grail for many SoC Integrators, but they tend to rely on stale scripting techniques. Indeed, from the 130 nm process node, the increasing complexity and size of logic blocks forces SoC integrators to concentrate more than ever on tuning their designs with high leverage. This challenge is even more noticeable for applications with high fabrication volumes such as mobile phones. Achieving a cost effective SoC by embedding a “cost-cutting” Library is now the last frontier.
More information on the key benefits and performances of HD-BTF is available directly on the link below: http://www.dolphin.fr/flip/sesame/013/sesame_013_products.html
Benchmarking this Standard Cell Library against any other now is easy with the Sofia Benchmark and the Motu Uta public standard, visit our website:http://www.dolphin.fr/flip/sesame/sesame_benchmark.php
or contact sesame@dolphin.fr
A High-Density Panoply including a complete solution for all elements of the logic design is also available to address the cost reduction challenge at the architectural level.
The panoply includes Single Port and Dual Port RAMs, metal programmable ROMs, Register Files and standard cells.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs. For more information about Dolphin, visit: www.dolphin.fr/sesame
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
- Dolphin Integration enables 1P3M/1P4M SoC designs at 180 nm with their ultra high density standard cell library
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology