JEDEC UFS IP
Filter
Compare
9
IP
from 4 vendors
(1
-
9)
-
UFS 2.1 Device Controller compatible with MIPI M-PHY 3.1 and UniPro 1.6
- Compliant with JESD220B UFS 2.0
- MIPI UniPro version 1.6
- High-performance M-PHY v3.0 type 1
-
MIPI UFS v3.1 Host Controller IP, Compatible with M-PHY and Unipro
- Compliant with the JEDEC UFS v3.1
- Backward compatibility JEDEC UFS v3.0 & v2.1
- TAG overlap/LBA overlap/Valid UPIU check
- Maximum DATA OUT = 64KB
-
MIPI M-PHY G4 Type 1 2Tx2RX in TSMC (16nm, 12nm, N7, N6, N5, N4, N3E)
- Compliant with either the MIPI M-PHY v5.0 or MIPI M-PHY v4.1 specification as M-PHY Type-I
- Supports MIPI UniPro, JEDEC UFS protocols
- Supports High-Speed (HS) Gear1, Gear2, Gear3, Gear4 and Gear5 4 A/B modes
- Low-speed Pulse-Width Modulation (PWM) Gear1 to Gear5 in Type-I LS implementation
-
MIPI M-PHY G5 Type 1 2Tx2Rx in Samsung (14nm)
- Compliant with either the MIPI M-PHY v5.0 or MIPI M-PHY v4.1 specification as M-PHY Type-I
- Supports MIPI UniPro, JEDEC UFS protocols
- Supports High-Speed (HS) Gear1, Gear2, Gear3, Gear4 and Gear5 4 A/B modes
- Low-speed Pulse-Width Modulation (PWM) Gear1 to Gear5 in Type-I LS implementation
-
MIPI M-PHY G4 Type 1 1Tx1RX in TSMC (16nm, 12nm, N5)
- Compliant with either the MIPI M-PHY v5.0 or MIPI M-PHY v4.1 specification as M-PHY Type-I
- Supports MIPI UniPro, JEDEC UFS protocols
- Supports High-Speed (HS) Gear1, Gear2, Gear3, Gear4 and Gear5 4 A/B modes
- Low-speed Pulse-Width Modulation (PWM) Gear1 to Gear5 in Type-I LS implementation
-
MIPI M-PHY G4 Type 1 2TX2RX in GF (12nm)
- Compliant with either the MIPI M-PHY v5.0 or MIPI M-PHY v4.1 specification as M-PHY Type-I
- Supports MIPI UniPro, JEDEC UFS protocols
- Supports High-Speed (HS) Gear1, Gear2, Gear3, Gear4 and Gear5 4 A/B modes
- Low-speed Pulse-Width Modulation (PWM) Gear1 to Gear5 in Type-I LS implementation
-
MIPI M-PHY Gear 5 for TSMC N3E
- Compliant with MIPI M-PHY v4.1 specification
- Supports MIPI LLI, UniPro, JEDEC UFS protocols
-
UFSHCI 3.0 - UFS Host Controller Interface
- Compliant with JEDEC UFSHCI Standard version 3.0 specification
- Compliant with JEDEC UFS Standard version 3.0 specification
- Up to 32 doorbells for UTP transfer
- 4 sets of multi RTTs
-
UFSHCI 4.0 - UFS Host Controller Interface
- Compliant with JEDEC UFSHCI Standard version 4.0 specification
- Compliant with JEDEC UFS Standard version 4.0 specification
- Up to 32 doorbells for UTP transfers
- Up to 32 Multi-Circular Queue (MCQ) UTP transfer requests
