AMBA 5 CHI Memory Controller IP
Filter
Compare
2
IP
from 2 vendors
(1
-
2)
-
LPDDR Controller
- Memory controller interface complies with DFI standard up to 5.0
- Application-optimized configurations for fast time to delivery and lower risk
- Sideband and in-line SEC/DED ECC
- Supports advanced RAS features including error scrubbing, parity, etc.
- Compliant to LPDDR5/4X/4/3 protocol memories
- Priority per command on Arm®AMBA® 4 AXI, AMBA 3 AXI
-
FlexRay Controller
- The FlexRay Controller fully complies with FlexRay Communication System Protocol Specification, Version 2.1, Revision A.
- It implements the specification-defined Controller Host Interface (CHI) and Protocol Engine (PE) functionality, with clean partitioning between the CHI and PE functional blocks.
