Innosilicon Video Codec is 4K multi-format codec IP supporting both H.265/HEVC and H.264/AVC video formats. This IP core provides high performance encoding and decoding capability up to 4K@60fps. Featuring a single-core architecture and optimized silicon area, the Innosilicon Video Codec IP is well-suited for 4k Ultra-HD applications such as security IP-cameras, wearable cameras, drone cameras, automotive, NVR and many others.
A single Video Processing Unit (VPU) can encode and/or decode any resolution up to 8192*4320. It guarantees real-time performance for encoding/decoding 4K 60fps based on its sophisticated, latency tolerant hardware architecture. To meet SoC customers’ needs, VPU is highly optimized for memory bandwidth loading and excellent power management.
VPU contains a 32-bit process called V-CPU, which is responsible for parsing bitstream syntax in decoder or encoding bitstream syntax in encoder from sequence to slice header unit, pre-scanning slice data, controlling the underlying video hardware blocks called V-CORE, and communicating with host CPU through host register interface. The V-CORE performs actual processing of coded slice data including entropy decoding, inverse scan, in-verse transform/quantization, motion compensation, and loop filtering, motion estimation, intra prediction, RDO, and entropy coding. This software and hardware combined architecture can provide flexibility and high throughput at the same time.
The Innosilicon Video Codec is easy to integrate into SoC with the support of the industry standard interfaces—32-bit AMBA3 APB bus for host CPU system control and 128-bit AMBA AXI for data transfer. There are six 128-bit AXI buses available—five for accessing external memory and one for on-chip SRAM memory.
Video Codec
Overview
Benefits
- Low power consumption
- Fully customizable
- Small area
- Simple integration process
Deliverables
- Databook and detailed physical implementation guides
- Complete set of timing models
- Library Exchange Format (LEF)
- Encrypted Verilog Models
- Layout vs. Schematic (LVS) report
- GDSII database for foundry merge
Technical Specifications
TSMC
In Production:
22nm
Silicon Proven: 22nm
Silicon Proven: 22nm
UMC
In Production:
22nm
,
40nm
Silicon Proven: 22nm , 40nm
Silicon Proven: 22nm , 40nm
Related IPs
- Baseline JPEG Codec with optional Constant Bitrate Motion JPEG Video Rate Control
- HEVC/AVC Single-core Video Codec HW IP of Low-cost Version: 4K60fps
- AV1/HEVC/AVC/VP9 Dual-core Video Codec HW IP: 8K60fps/4K240fps in Real-time
- HEVC/AVC Single-core Video Codec IP of Low-cost Version
- AV1/HEVC/AVC Dual-core Video Codec HW IP
- AV1/HEVC/AVC/VP9 Video Codec HW IP