LDO Linear Voltage Regulator
Overview
Low dropout linear voltage regulator
Key Features
- Supply sensitive blocs from a low-quiescent LDO​
- Low leakage implementation
- Programmable output voltage
- Configurable power stages for area optimization​
- Embedded bandgap to provide Vref at system-level
Block Diagram
Technical Specifications
Foundry, Node
TSMC 40nm LP
Maturity
Pre-silicon
TSMC
Pre-Silicon:
40nm
LP
Related IPs
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
- LDO voltage regulator
- LDO voltage regulator (output voltage value 1.0 V, 1.2 V, 1.5 V, 1.8 V)
- LDO voltage regulator (output voltage 2.7 V)
- LDO voltage regulator (output voltage value 1.8 V, 2.1 V, 2.4 V, 2.7 V)