UMC 55nm ULP process , Single-Port SRAM with row repair and HVT
Overview
UMC 55nm ULP process , Single-Port SRAM with row repair and HVT
Technical Specifications
Foundry, Node
UMC 55nm
UMC
Pre-Silicon:
55nm
Related IPs
- UMC 55nm ULP Low-K process, Single-Port SRAM with Row repair & periphery HVT
- Single Port SRAM Compiler IP, UMC 65nm SP process
- UMC 55nm EFLASH Processy Single-Port SRAM with row repair Memory complier
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- UMC 55nm ULP Bandgap / Current Reference
- SMIC 0.13um 90% shrunk HVT Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler