UMC 55nm EFLASH Processy Single-Port SRAM with row repair Memory complier
Overview
UMC 55nm EFLASH Processy Single-Port SRAM with row repair Memory complier
Technical Specifications
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- UMC 55nm ULP process , Single-Port SRAM with row repair and HVT
- UMC 55nm ULP Low-K process, Single-Port SRAM with Row repair & periphery HVT
- Single Port SRAM Compiler IP, UMC 65nm SP process
- 28nm HPM SP-SRAM with peri LVT row repair
- 28nm HPM SP-SRAM with peri LVT & row & 1 column repair
- UMC 28nm HPM process synchronous LVT preiphery high density single port SRAM memory compiler with Row and 2 Column Repair