PCIe 2.0 End Point IP Core - PCIe with FIFO Interface
Overview
The Arasan PCI Express End Point is a high-speed, high-performance, and lowpowerIP core that is fully compliant to the PCI Express Specification 1.1 and 2.0. The IP core is designed for applications in computing, networking, storage, servers, wireless, and consumer electronics. The feature-rich IP core is highly configurable that allows a target design to be implemented with the least number of gates and highest performance.
Key Features
- PCI Express Specification Rev 1.1 and Rev2.0
- PIPE Specification Rev 1.87
- 8-bit/16-bit PIPE interface
- x1, x2, and x4 lanes
- ASPM and software controlled power management
- Legacy PCI, and MSI/MSI-X interrupts support
- AHB master/slave with FIFO interface
- Optional 8051 host interface
- Optional custom bus interface
Benefits
- Fully compliant core
- Premier direct support from Arasan IP core designers
- Easy-to-use industry standard test environment
- Unencrypted source code allows easy implementation
- Customer training available
- Reuse Methodology Manual guidelines (RMM) compliant verilog code ensured using Spyglass
Block Diagram
Deliverables
- RMM Compliant Synthesizable RTL design in Verilog
- Easy-to-use test environment
- Synthesis scripts
- Technical documents
- Sample device drivers
Technical Specifications
Maturity
Compliant core
Availability
Now
Related IPs
- PCIe 3.1 Controller with AXI
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- PCIe 4.0 Controller with AXI
- PCIe 5.0 Controller with AXI
- PCIe 2.1 Controller with AXI
- I2C Controller IP – Slave, Parameterized FIFO, APB Master Interface (I2C2APB)