CCSDS IP Core

Welcome to the ultimate CCSDS IP Core IP hub! Explore our vast directory of CCSDS IP Core IP

All offers in CCSDS IP Core

Filter

Compare 28 CCSDS IP Core from 8 vendors (1 - 10)

CCSDS 122.0-B-1 Encoder - Lossless and Lossy Image Data Compression with up to 16 bits Pixel Dynamic Range
- Lossless and Lossy Image Data Compression with up to 16 bits Pixel Dynamic Range
CCSDS 131.2 Wideband Modulator
- Compliant with CCSDS 131.2-B-1
- Supports ACM mode
- Supports roll-off factors 5%, 10%, 15%, 20%, 25% to 35%
CCSDS 131.2 Wideband Demodulator
- Compliant with CCSDS 131.2-B-1
- Supports ACM mode
- Supports roll-off factors 5%, 10%, 15%, 20%, 25% and 35%
- Support for blocks with pilots only
CCSDS SCCC Turbo Encoder and Decoder
- Burst-to-burst on-the-fly configuration
- High payload block length granularity (between 5,758 and 43,678 bits)
- High code rate granularity (code rates between 0.36 and 0.90)
- Configurable amount of turbo decoding iterations for trading off throughput and error correction performance
CCSDS SCCC Encoder
- 4 state CCSDS compatible serially concatenated convolutional code (SCCC) encoder
- Code rates from 0.355 to 0.899
- Data lengths from 5758 to 43678 bits
- Interleaver sizes from 8640 to 65520 bits
CCSDS TM AR4JA LDPC Encoder
- CCSDS TM AR4JA compatible
- Rate 1/2, 2/3 and 4/5
- Data lengths of 1024 or 4096 bits
CCSDS Rate 1/2 TC and TM LDPC Decoder
- CCSDS TC and TM compatible
- Rate 1/2
- Data lengths of TC 64 and 256 or optional TM 1024 bits
- Includes ping-pong input and output memories
CCSDS Rate 1/2 TC and TM LDPC Encoder
- CCSDS TC and TM compatible
- Rate 1/2
- Data lengths of TC 64 and 256 or optional TM 1024 bits
CCSDS turbo encoder with sync marker, pseudo randomiser and input memory
- 16 state CCSDS compatible turbo encoder
- Rate 1/2, 1/3, 1/4 and 1/6
- Interleaver sizes from 1784 to 16056 bits in multiples of 1784
CCSDS turbo decoder with sync marker synchroniser, descrambler and input memory
- 16 state CCSDS compatible
- Rate 1/2, 1/3, 1/4 or 1/6
- Interleaver sizes from 1784 to 16056 bits
- Includes optional automatic synchronisation to non-inverted or inverted sync marker, optional descrambler and ping-pong input memory