RISC-V Expands its Audience
Workshop attracts chip architects, execs
Rick Merritt
12/1/2016 07:20 AM EST
MOUNTAIN VIEW, Calif. — The RISC-V movement is grabbing the attention of a growing set of chip architects and semiconductor executives. Several came to the group’s fifth workshop here to gauge whether the seeds planted by a handful of academics could grow into a disruptive, commercial reality.
The group aims to spread support for its free instruction set architecture across a broad range of products. Talks at the event made clear it will take several years for the ambitious efforts to bear fruit.
Many attendees said they felt exhilarated by the prospects of free, flexible cores unencumbered by patents with an ecosystem of innovations around them. Some feared the efforts could undermine existing markets in an industry already tightening its belt in a cold winter of consolidation.
To read the full article, click here
Related Semiconductor IP
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
Related News
- GOWIN Semiconductor Expands its GW1NZ Series of Low-Cost, Small-Size, and Low-Power Devices
- Synopsys Expands Its ARC Processor IP Portfolio with New RISC-V Family
- NovaSparks Expands Its Operations in Asia-Pacific
- Ceva Expands AI Ecosystem for its Class-Leading NPU IP with New Partnerships for Automotive and Edge AI
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology