IP Catalog > Peripheral IP > Memory Controller & PHY IP > SDRAM Controller IP

SDRAM Controller IP

Welcome to the ultimate SDRAM Controller IP hub! Explore our vast directory of SDRAM Controller IP
All offers in SDRAM Controller IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (129)
Compare 129 SDRAM Controller IP from 15 vendors (1 - 10)
  • DDR3 SDRAM Memory Controller
    • Supports DDR3 SDRAM memory devices on AMD-Xilinx 7 Series FPGAs
    • Size optimized – ideal for low cost 7 Series FPGAs (Artix-7, Spartan-7)
    Block Diagram -- DDR3 SDRAM Memory Controller
  • SDRAM Synthesizable Transactor
    • Supports 100% of SDRAM protocol standard 512Mb_sdr & HY57V56820FT-H
    • Supports internal banks for hiding row access/precharge
    • Supports programmable burst lengths: 1, 2, 4, 8, or full page
    • Supports auto precharge, includes concurrent auto precharge and auto refresh modes
    Block Diagram -- SDRAM Synthesizable Transactor
  • SDRAM Assertion IP
    • Specification Compliance
    • Supports SDRAM memory devices from all leading vendors.
    • Supports 100% of SDRAM protocol standard 512Mb_sdr & HY57V56820FT-H
    • Supports Internal banks for hiding row access/precharge
    Block Diagram -- SDRAM Assertion IP
  • DO-254 SDRAM Controller
    • Design Assurance Level A according to RTCA DO-254/ED-80 (April, 2000)
    • Compliant to JEDEC Standard No. 21-C Page 3.11.5.1 Release 12
    • Single clock domain fully synchronous design
    • Configurable to support any SDRAM device
    Block Diagram -- DO-254 SDRAM Controller
  • LPDDR3 SDRAM Controller
    • Interfaces to Industry Standard LPDDR3 SDRAM components and modules compliant with the JESD-209.3 specification
    • High-Performance LPDDR3 performance, up to 400 MHz/800 Mbps operation
    • Supports automatic LPDDR3 SDRAM initialization and refresh
    • Supports Deep Power Down Mode
    Block Diagram -- LPDDR3 SDRAM Controller
  • LPDDR SDRAM Controller
    • Interfaces to industry standard LPDDR SDRAM according to JESD209B
    • Double-data rate architecture; two data transfers per clock cycle
    • Bi-directional data strobe per byte of data (DQS)
    • Programmable auto refresh support
    Block Diagram -- LPDDR SDRAM Controller
  • DDR3 SDRAM Controller
    • Support for all LatticeECP3 “EA” devices
    • Interfaces to Industry Standard DDR3 SDRAM components and modules compliant with JESD79-3, DDR3 SDRAM Standard
    • Interfaces to DDR3 SDRAM at speeds up to 400 MHz / 800 Mbps in -8 speed grade devices
    • Supports memory data path widths of -8, -16, -24, -32, -40, -48, -56, -64 and -72 bits
    Block Diagram -- DDR3 SDRAM Controller
  • DDR/DDR2 SDRAM Controller MACO Core
    • ispLEVER version 7.1 or later
    • MACO design kit
    • MACO license file
    Block Diagram -- DDR/DDR2 SDRAM Controller MACO Core
  • DDR SDRAM Controller - Pipelined for ispXPGA and ORCA4
    • Performance of Greater than 100MHz (200 DDR)
    • Interfaces to JEDEC Standard DDR SDRAMs
    • Supports DDR SDRAM Data Widths of 16, 32 and 64 Bits
    • Supports up to 8 External Memory Banks
    Block Diagram -- DDR SDRAM Controller - Pipelined for ispXPGA and ORCA4
  • DDR SDRAM Controller - Non-Pipelined
    • Performance of Greater than 133MHz (266 DDR)
    • Interfaces to JEDEC Standard DDR SDRAMs
    • Supports DDR SDRAM Data Widths of 16, 32 and 64 bits
    • Supports up to 8 External Memory Banks
    Block Diagram -- DDR SDRAM Controller - Non-Pipelined
×
Semiconductor IP