USB 2.0 OTG PHY IP, OTG, UMC 0.153um Logic process
Overview
USB OTG 2.0 PHY, UMC 0.153um Logic process.
Technical Specifications
Foundry, Node
UMC 153nm Logic
Related IPs
- USB 2.0 OTG On-The-Go Transceiver PHY
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- USB 2.0 OTG High / Full / Low- Speed Dual Role IP Core
- USB 2.0 PHY IP, Silicon Proven in UMC 55SP/EF