Eight Channel (8CH) LVDS Serializer in Samsung 28FDSOI
Overview
The 28FDSOI-LVDS-1250-8CH-TX-PLL is a high performance 8-channel LVDS Serializer implemented using digital CMOS technology. Both the serial and parallel data are organized into eight channels. The parallel data is 7 or 10 bits wide per channel. The input clock is 25MHz to 165MHz. The serializer is highly integrated and requires no external components. The circuit is designed in a modular fashion and desensitized to process variations. This facilitates process migration, and results in a robust design.
Key Features
- 25-165 MHz clock support
- Up to 1250 Mbps bandwidth/channel
- Up to 10.0 Gbps data throughput
- Low power CMOS design
- LVDS for low EMI
- PLL requires no external components
- Core Voltage & 1.8V dual power supply
- 7/10 bit serial data transmitted per pixel clock per channel
- Rising/falling edge data strobe
- Compatible with TIA/EIA-644 LVDS Standard
Benefits
- Also available as four-channel (4CH) LVDS Serializer.
Block Diagram
Applications
- Mobile
- Displays
- Cameras/Sensors
- IoT
- VR/AR/MR
- Consumer electronics
- Automotive
Deliverables
- Specifications
- GDSII
- LVS netlist
- LEF file
- IBIS Model
- Verilog Model
- Timing Model
- Integration Guidelines
- RTL
- Documentation
- One year support
Technical Specifications
Foundry, Node
Samsung, 28nm FDSOI
Maturity
Silicon Proven
Availability
Now
Related IPs
- 1.25 Gbps Four-Channel (4CH) LVDS Serializer with Pre-emphasis
- LVDS serdes 28:4 channel compression TX 20-170Mhz
- LVDS serdes 4:28 channel decompression RX 8-150Mhz
- Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression
- Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120Hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression
- Dual FPD-link, 30-Bits Color LVDS Receiver, 170Mhz (SVGA/FHD@120Hz) LVDS de-serializer 10:70 channel decompression with automatic de-skew