Ins and outs of SS Link Training in USB3.0
March 24, 2015
As you may know, USB3.0 has a state machine called LTSSM (Link training and status state machine) which is responsible for
- Initialization and link training
- Power management transitions
- Link error recovery and other connectivity issues.
LTSSM has 12 high level states as shown below. In this blog, we will examine the states that are involved in link training, and see how link partners moves to state U0 where actual transfers begin.
To read the full article, click here
Related Semiconductor IP
- USB3.0 PHY
- USB3.0 PHY on GF22FDX and Samsung 28nm FDSOI
- USB3.0 build-in clock PHY, SMIC 110g
- USB3.0 build-in clock PHY, SMIC 55LL
- USB3.0 build-in clock PHY, SMIC 40LP, type-C
Related Blogs
- Link Training: Establishing Link Communication Between DisplayPort Source and Sink Devices
- Alif Is Creating SoC Solutions for Machine Learning with Cadence and Arm
- USB4 Version 2.0 - Gen4 High-Speed Lane Initialization and Training
- Scaling Out Deep Learning (DL) Inference and Training: Addressing Bottlenecks with Storage, Networking with RISC-V CPUs
Latest Blogs
- FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits