Does Agile Development make sense for SoC design?
One of the great debates of the last ten years in the software world has been the question of Agile Development. Given the growing role of software in an SoC project, it seems fair to ask if Agile techniques could-or should-be applied to the enormous OS porting, driver development, middleware integration, and application development projects that now envelop most SoC designs. For that matter, should IC design methodologies themselves become agile?
Agile Development, we are told, began early but emerged as a reaction against the growing formalization of software methodology around 2001. Formal methodologies emphasize early validation and freezing of requirements, and then systematic development, documentation, and test of code vs. these requirements. But Agile emphasizes getting to running code quickly, and then entering an iterative spiral, generating code, getting feedback from the customer rather than from frozen requirements, and modifying the code. Adherents say agility seeks out and delivers what the user wants, especially if the requirements are evolving. Detractors say Agile is a cover story for hacking and shoddy documentation. If you would like more detail on Agile methods or on the debate, there are several conference sessions at ESC Boston in September on the subject.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- How to Augment SoC Development to Conquer Your Design Hurdles
- Real Number Model Development and Application in Mixed-Signal SoC Verification
- SOC Design Techniques that Enable Autonomous Vehicles
- An Easy Path to Bluetooth 5-enabled SoC Design
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?