IP Catalog > Interface IP > Memory Interface IP > SATA IP > SATA PHY IP

SATA PHY IP

Welcome to the ultimate SATA PHY IP hub! Explore our vast directory of SATA PHY IP
All offers in SATA PHY IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (34)
Compare 34 SATA PHY IP from 13 vendors (1 - 10)
  • SATA/SAS 3.0 transceiver IP with PMA and PCS layer
    • Highly customizable PMA configuration (controlled by PCS), X4 per Quad
    • Support SATA data rate 1.5/3/6Gbps
    • Support SAS data rate 1.5/3/6/12Gbps
    • Digitally-control-impedance termination resistors
    Block Diagram -- SATA/SAS 3.0 transceiver IP with PMA and PCS layer
  • USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP, Silicon Proven in UMC 28HPC
    • Compliant with PCIe 3.1 Base Specification
    • Compliant with Universal Serial Bus 3.2 Specification
    • Compliant with Universal Serial Bus 2.0 Specification
    • Compliant with UTMI 1.05 Specification
    Block Diagram -- USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP, Silicon Proven in UMC 28HPC
  • SATA 3 PHY
    • Serial ATA III Revision 3.3 compliant
    • Gen1i, Gen1m, Gen2i, Gen2m compliant
    • Gen1x, Gen2x compatible
    Block Diagram -- SATA 3 PHY
  • SATA PHY
    • Serial ATA II Revision 2.6 compliant
    • Gen1i, Gen1m, Gen2i, Gen2m compliant
    • Gen1x, Gen2x compatible
    • Initialization and power saving modes
    Block Diagram -- SATA PHY
  • Serial ATA (SATA) I/II PHY IP CORE
    • Supports 1.5 Gb/s (Gen 1) and 3.0 Gb/s (Gen 2) serial data rate
    • Compatible with Serial ATA II
    • Utilizes 10-bit or 20-bit parallel interface to transmit and receive Serial ATA data
    • Data and clock recovery from serial stream on the SATA bus
  • SATA 6G PHY in GF (40nm, 28nm)
    • Compliant with SATA/eSATA v3.3, AHCI v1.3 and SATA PIPE v4.3 specifications
    • AMBA 2.0 AHB and AMBA 3 AXI subsystem interfaces
    • AMBA 4 AXI and ACE-Lite bus interfaces
    • Memory data protection and memory address parity protection
  • USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP, Silicon Proven in SMIC 14SF+
    • Support for SATA3(6.0Gbps) ,USB3.0(5Gbps) and PCIe3(8.0Gbps),
    • Backward compatible with 1.5Gbps, 3.0bps for SATA
    • Backward compatible with 2.5Gbps and 5Gbps for PCIe
    • Full compatible with PIPE4 interface specification
  • PCIe 3.0/3.1/USB3.0/SATA3 Combo PHY
    • Standard PHY interface enables multiple IP sources for PCI Express Logical Layer and provides a target interface for PCI Express PHY vendors.
    • Supports 2.5Gb/s only or 2.5Gb/s,5.0Gb/s and 8.0Gb/s serial data transmission rate
    • Utilizes 8-bit, 16-bit or 32- bit parallel interface to transmit and receive PCI Express data
    • Allows integration of high speed components into a single functional block as seen by the endpoint device designer.
  • USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 16FFC
    • Compatible with PCIe/USB3/SATA base Specification
    • Fully compatible with PIPE3.1 interface specification
    • Data rate configurable to 1.5G/2.5G/3G/5G/6G for different application
    • Support 16-bit or 32-bit parallel interface when encode/decode enabled
  • USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 22ULP
    • Compatible with PCIe/USB3/SATA base Specification
    • Fully compatible with PIPE3.1 interface specification
    • Data rate configurable to 1.5G/2.5G/3G/5G/6G for different application
    • Support 16-bit or 32-bit parallel interface when encode/decode enabled
×
Semiconductor IP