LPDDR5 PHY IP

Welcome to the ultimate LPDDR5 PHY IP hub! Explore our vast directory of LPDDR5 PHY IP
All offers in LPDDR5 PHY IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 80 LPDDR5 PHY IP from 9 vendors (1 - 10)
  • LPDDR5/4x/4 combo PHY on 14nm, 12nm
    • JESD209-5A(LPDDR5), JESD209-4C(LPDDR4), JESD209-4-1(LPDDR4X) compliant
    • Operating speed up to 6400Mbps in LPDDR5, 4266Mbps in LPDDR4X
    • Multiple DFICLK : CK :WCK ratios
    Block Diagram -- LPDDR5/4x/4 combo PHY on 14nm, 12nm
  • LPDDR5X/5/4X/4 combo PHY at 12nm
    • Compliant with JEDEC JESD209-5C for LPDDR5x/5/4x/4 with PHY standards
    • Delivering up to 8533Mbps
    • DFI 5.1 specification PHY Interface Compliant
    • Support up to 4 ranks
    Block Diagram -- LPDDR5X/5/4X/4 combo PHY at 12nm
  • LPDDR5X/5/4X/4 PHY for 16nm
    • Compliant with JEDEC standards for LPDDR5/4x/4 with PHY standards
    • DFI 5.0 Interface Compliant
    • Supports up to 4 ranks
    Block Diagram -- LPDDR5X/5/4X/4 PHY for 16nm
  • LPDDR5/4x/4 PHY IP for Samsung 14LPU
    • Compliant with PHY standards
    • Flexible Configuration
    • Maximum data rates
    Block Diagram -- LPDDR5/4x/4 PHY IP for Samsung 14LPU
  • LPDDR5X Synthesizable Transactor
    • Supports 100% of LPDDR5X protocol draft JEDEC specification and JESD209-5B specification.
    • Supports all the LPDDR5X commands as per the specs.
    • Supports device density up to 32GB.
    • Supports X8 and X16 device modes.
    Block Diagram -- LPDDR5X Synthesizable Transactor
  • LPDDR5 Synthesizable Transactor
    • Supports 100% of LPDDR5 protocol standard JESD209-5, JESD209-5A and JESD209-5B.
    • Supports all the LPDDR5 commands as per the specs
    • Supports device density up to 32GB
    • Supports X8 and X16 device modes
    Block Diagram -- LPDDR5 Synthesizable Transactor
  • LPDDR5 DFI Synthesizable Transactor
    • Compliant with DFI version 5.0 Specifications.
    • Supports LPDDR5 devices compliant with JEDEC LPDDR5 SDRAM Standard JESD209-5.pdf, JESD209-5A and LPDDR5X (Draft).
    • Supports for Read data bus inversion.
    • Supports for Write data bus inversion.
    Block Diagram -- LPDDR5 DFI Synthesizable Transactor
  • LPDDR5X PHY
    • Compatible with JEDEC standards LPDDR4X , LPDDR5 and LPDDR5X SDRAMs
    • Supports for data transfer rate up to 8533Mbps
    • DFI 5.0 for PHY and controller interfaces
    • Supports both firmware-based training and hardware-based training
    Block Diagram -- LPDDR5X PHY
  • LPDDR5/4/4X PHY - TSMC N7 for Automotive, ASIL B Random, AEC-Q100 Grade 2
    • Supports JEDEC standard LPDDR5X, LPDDR5, LPDDR4 and LPDDR4X SDRAMs
    • Support for data rates up to 6400 Mbps
    • Designed for rapid integration with Synopsys’ LPDDR5/4/4X controller for a complete DDR interface solution
    • DFI 5.0 controller interface
    Block Diagram -- LPDDR5/4/4X PHY - TSMC N7 for Automotive, ASIL B Random, AEC-Q100 Grade 2
  • LPDDR5/4/4X PHY - TSMC N7
    • Supports JEDEC standard LPDDR5X, LPDDR5, LPDDR4 and LPDDR4X SDRAMs
    • Support for data rates up to 6400 Mbps
    • Designed for rapid integration with Synopsys’ LPDDR5/4/4X controller for a complete DDR interface solution
    • DFI 5.0 controller interface
    Block Diagram -- LPDDR5/4/4X PHY - TSMC N7
×
Semiconductor IP