The MXL-DPHY-DSI-RX-T-065LP is a high-frequency low-power, low-cost, sourcesynchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY. The IP is configured as a MIPI slave and consists of 5 lanes: 1 Clock lane and 4 data lanes, which make it suitable for display interface applications (DSI).
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed Data traffic while low power functions are mostly used for control.
MIPI D-PHY DSI RX (Receiver) in TSMC 65LP
Overview
Key Features
- Consists of 1 Clock lane and 4 Data lanes
- Complies with MIPI Standard 1.1 for D-PHY
- Supports both high speed and low-power modes
- 80 Mbps to 1.0/1.5Gbps data rate in high speed mode
- 10 Mbps data rate in low-power mode
- High Speed Deserializers included
- Low power dissipation
Benefits
- Area and performance optimized for DSI RX, silicon proven in TSMC 65LP
Block Diagram
Applications
- Mobile
- Displays
- IoT
- VR/AR/MR
- Consumer electronics
- Automotive
Deliverables
- Specifications
- GDSII
- LVS netlist
- LEF file
- IBIS Model
- Verilog Model
- Timing Model
- Integration Guidelines
- RTL
- Documentation
- One year support
Technical Specifications
Foundry, Node
TSMC 65nm LP
Maturity
Silicon Proven
Availability
Now
TSMC
Silicon Proven:
65nm
LP
Related IPs
- MIPI D-PHY/LVDS Combo CSI-2 RX (Receiver) in TSMC 28HPC+
- MIPI D-PHY DSI RX (Receiver) in UMC 22ULP/22ULL
- MIPI D-PHY in ON Semiconductor 180nm
- MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- Camera MIPI D-PHY Receiver 4.5Gbps 4-Lane
- Camera MIPI D-PHY v1-1 1.5Gbps / sub-LVDS combo Receiver 4-Lane