M31 eUSB2 PHY IP in TSMC(2nm, 3nm, 4nm, 5nm, 6nm, 7nm)
Overview
Embedded USB2 (eUSB2) is a new generation specification proposed by USB Association that extends USB 2.0 specification and uses 1.2V/1.0V as the interface operating voltage. M31 delivers the IP with an extremely compact area and low power consumption by using a unique hybrid analog/digital architecture. The eUSB2 IP supports not only native mode but also repeater mode, to make the application more flexible.
Key Features
- Fully compliant with Embedded Universal Serial Bus 2.0 (eUSB) electrical specification
- Compliant with UTMI+ specifications (High-speed, Full-speed, and Low-speed functions)
- Support clock inputs from 10/12/25/30/19.2/24/32/38.4MHz clock source
- Support repeater and native modes
- Accessible control signals provide users with specific optimization of critical parameters
Technical Specifications
Foundry, Node
2nm, 3nm, 4nm, 5nm, 6nm, 7nm
TSMC
In Production:
3nm
Silicon Proven: 5nm , 6nm , 7nm
Silicon Proven: 5nm , 6nm , 7nm
Related IPs
- M31 Digital PLL IP in 3nm, 5nm, 6nm, 7nm, 12nm, 16nm, 22nm,28nm,40nm
- 32G PHY in Samsung (10nm, 8nm, 4nm, 5nm, SF2)
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)
- DDR4/ LPDDR4/ DDR3L PHY IP - 1866Mbps (Silicon Proven in TSMC 28HPC+)
- MIPI I3C PHY - TSMC (12nm, 7nm, 5nm, and 22nm) - GF 12nm