IP Catalog > Peripheral IP > Memory Controller & PHY IP > eMMC IP > eMMC PHY IP

eMMC PHY IP

Welcome to the ultimate eMMC PHY IP hub! Explore our vast directory of eMMC PHY IP
All offers in eMMC PHY IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (19)
Compare 19 eMMC PHY IP from 5 vendors (1 - 10)
  • eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-NS
    • Silicon proven, fully compliant core
    • Premier direct support from IP core designers
    • Easy-to-use industry standard test environment
    Block Diagram -- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-NS
  • eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-EW
    • • Suitable for Transmitter, Receiver, and Data Strobe pins
    • VCORE Pre driver voltage
    • VCCQ Post driver voltage
    • TJ Junction temperature
    Block Diagram -- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-EW
  • M31 eMMC/SDIO at HLMC 28HKC+ Process
    • Supports HS400 (400Mbps), HS200 (200Mbps), High-speed DDR (52Mbps) and etc.
    • Consisting of driver, receiver & pull-up/down resistors
    • Power-sequence free
    • Provides multi-driving-strength selection
    Block Diagram -- M31 eMMC/SDIO at HLMC 28HKC+ Process
  • M31 eMMC/SDIO at TSMC 40LP Process
    • Supports HS400 (400Mbps), HS200 (200Mbps), High-speed DDR (52Mbps) and etc.
    • Consisting of driver, receiver & pull-up/down resistors
    • Power-sequence free
    • Provides multi-driving-strength selection
    Block Diagram -- M31 eMMC/SDIO at TSMC 40LP Process
  • M31 eMMC/SDIO at TSMC 28HPC+ Process
    • Supports HS400 (400Mbps), HS200 (200Mbps), High-speed DDR (52Mbps) and etc.
    • Consisting of driver, receiver & pull-up/down resistors
    • Power-sequence free
    • Provides multi-driving-strength selection
    Block Diagram -- M31 eMMC/SDIO at TSMC 28HPC+ Process
  • M31 eMMC/SDIO at TSMC 22ULP Process
    • Supports HS400 (400Mbps), HS200 (200Mbps), High-speed DDR (52Mbps) and etc.
    • Consisting of driver, receiver & pull-up/down resistors
    • Power-sequence free
    • Provides multi-driving-strength selection
    Block Diagram -- M31 eMMC/SDIO at TSMC 22ULP Process
  • M31 eMMC/SDIO at TSMC 22ULL Process
    • Supports HS400 (400Mbps), HS200 (200Mbps), High-speed DDR (52Mbps) and etc.
    • Consisting of driver, receiver & pull-up/down resistors
    • Power-sequence free
    • Provides multi-driving-strength selection
    Block Diagram -- M31 eMMC/SDIO at TSMC 22ULL Process
  • SD/eMMC in GF (12nm)
    • Compliant with eMMC5.1 and SD 6.0
    • Supports 1.2/1.8V and 3.3V bus voltages and all the operating modes for SD 6.0 and eMMC5.1
    • Supports 1.8V signaling for SD 6.0 host–low voltage signaling (LVS)
    • Includes high speed IOs and DLL/delay lines to guarantee alignment between the application processor and memory device
  • SD/eMMC in TSMC (28nm, 16nm, 12nm, N7, N6)
    • Compliant with eMMC5.1 and SD 6.0
    • Supports 1.2/1.8V and 3.3V bus voltages and all the operating modes for SD 6.0 and eMMC5.1
    • Supports 1.8V signaling for SD 6.0 host–low voltage signaling (LVS)
    • Includes high speed IOs and DLL/delay lines to guarantee alignment between the application processor and memory device
  • eMMC 5.1 HS400 PHY and I/O Pads in TSMC 16FFC NS
    • • Suitable for Transmitter, Receiver, and Data Strobe pins
    • VCORE Pre driver voltage
    • VCCQ Post driver voltage
    • TJ Junction temperature
×
Semiconductor IP