Soft SDRAM Controller for AXI Interface
Overview
CoreSDR_AXI is intended to provide a 64-bit advanced microcontroller bus architecture (AMBA®) advanced extensible interface (AXI) to an external single data rate (SDR) synchronous dynamic random access memory (SDRAM). The design consists of an AXI controller, read and write data buffers, and a single instantiation of CoreSDR, which contains a generic CPU interface.
Key Features
- High performance, SDR controller for standard SDRAM chips and dual in-line memory (DIMMs)
- Accesses the AXI slave interface through the SmartFusion®2 REVFIC64 fabric interface
- Supports 8,16, and 32-bit memory
- Supports up to 1,024 MB of memory
- Bank management logic monitors status of up to 8 SDRAM banks
- Fully synchronous, buffered register interface
Technical Specifications
Related IPs
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- D2D Controller addon for D2D SR112G PHY with CXS interface
- AHB system Peripheral IP, SDRAM controller, Soft IP
- DDR2/3 Controller IP, DDR2/3 controller with DFI 2.1 interfaces, Support DDR1/DDR2/DDR3 SDRAM, Soft IP
- PCIe 3.0, 2.1, 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with AMBA AXI User Interface
- ISO/IEC 7816-3 digital controller for interface device compliant with ETSI TS 102 221 and EMV 2000 standards