High Speed PLL - TSMC N5
Overview
Analog Bits’ High Speed 20GHz PLL creates a high speed clock with good duty cycle and jitter characteristics useful for high speed, source synchronous interfaces and other high speed logic applications. The PLL is designed in a standard digital logic process and uses robust design techniques including an integrated LDO (Low Drop Out regulator) to work in typical SoC environments.
Technical Specifications
Foundry, Node
TSMC 5nm CLN5
TSMC
Pre-Silicon:
5nm
Related IPs
- Die-to-Die, High Bandwidth Interconnect PHY Ported to TSMC N5 X24, North/South (vertical) poly orientation
- High Speed 1.5GHz Frac-N PLL IP Core
- Low Power High Speed 1.2GHz Frac-N PLL IP Core
- Low Power High Speed 1GHz Frac-N PLL IP Core
- Ultra low Power High Speed 800MHz Frac-N PLL IP Core
- Ultra low Power High Speed 600MHz lnteger-N PLL IP Core