High Speed PLL CML to Complementary - TSMC CLN3P

Analog Bits’ High Speed 20GHz PLL creates a high speed clock with good duty cycle and jitter characteristics
useful for high speed, source synchronous interfaces and other high speed logic applications. The PLL is
designed in a standard digital logic process and uses robust design techniques including an integrated LDO
(Low Drop Out regulator) to work in typical SoC environments.
The PLL macro is implemented in Analog Bits’ proprietary architecture that uses core and 1.2V IO devices. In
order to minimize noise coupling and maximize ease of use, the PLL incorporates a proprietary ESD structure,
which is proven in several generations of processes. Eliminating band-gaps and integrating all on-chip
components such as capacitors and ESD structures, helps the jitter performance significantly and reduces
stand-by power.