MIPI SPMI IP

Welcome to the ultimate MIPI SPMI IP hub! Explore our vast directory of MIPI SPMI IP
All offers in MIPI SPMI IP
Filter
Filter

Login required.

Sign in

Compare 14 MIPI SPMI IP from 5 vendors (1 - 10)
  • MIPI SPMI Controller or Target
    • The SPMI-CTRL core implements a highly featured, easy-to-use controller for the MIPI System Power Management Interface (MIPI-SPMI) bus.
    • It supports the latest version (v2.0) of the MIPI-SPMI specification, and is suitable for the implementation of either controller or target nodes in an SPMI bus.
    Block Diagram -- MIPI SPMI Controller or Target
  • Simulation VIP for MIPI SPMI
    • Topology
    • Multiple subordinates and multiple mains topology
    • Clock
    • High Speed and Low Speed device classes
    Block Diagram -- Simulation VIP for MIPI SPMI
  • MIPI SPMI Verification IP
    • Supports 1.0 and 2.0 MIPI SPMI Specification.
    • Full MIPI SPMI Master and Slave functionality.
    • Operates as a Master, Slave, or both.
    • Monitor, Detects and notifies the testbench of all protocol and timing errors.
    Block Diagram -- MIPI SPMI Verification IP
  • MIPI SPMI Synthesizable Transactor
    • Supports 1.0 and 2.0 MIPI SPMI Specification
    • Supports Full MIPI SPMI Master and Slave functionality
    • Operates as a Master, Slave, or both
    • Supports all topologies as per the MIPI SPMI specification
    Block Diagram -- MIPI SPMI Synthesizable Transactor
  • MIPI SPMI PSVIP
    • Supports 1.0 and 2.0 MIPI SPMI Specification.
    • Supports Full MIPI SPMI Master and Slave functionality.
    • Operates as a Master, Slave, or both.
    • Supports all topologies as per the MIPI SPMI specification.
    Block Diagram -- MIPI SPMI PSVIP
  • MIPI SPMI Slave DMA IIP
    • Supports 2.0 and 1.0 MIPI SPMI Specification
    • Full MIPI SPMI Slave functionality
    • Supports following frames
    • Command Frame
    Block Diagram -- MIPI SPMI Slave DMA IIP
  • MIPI SPMI Slave AXI Bridge IIP
    • Supports 2.0 and 1.0 MIPI SPMI Specification
    • Full MIPI SPMI Slave functionality
    • Allows external devices to access the internal AXI Bus
    • Supports following frames
    Block Diagram -- MIPI SPMI Slave AXI Bridge IIP
  • MIPI SPMI Slave AHB Bridge IIP
    • Supports 2.0 and 1.0 MIPI SPMI Specification
    • Full MIPI SPMI Slave functionality
    • Supports following frames
    • Command Frame
    Block Diagram -- MIPI SPMI Slave AHB Bridge IIP
  • MIPI SPMI Slave IIP
    • Supports 2.0 and 1.0 MIPI SPMI Specification
    • Full MIPI SPMI Slave functionality
    • Supports following frames
    • Command Frame
    Block Diagram -- MIPI SPMI Slave IIP
  • MIPI SPMI Master IIP
    • Supports 2.0 and 1.0 MIPI SPMI Specification
    • Full MIPI SPMI Master functionality
    • Supports following frames
    • Command Frame
    Block Diagram -- MIPI SPMI Master IIP
×
Semiconductor IP