IP Catalog > Foundries > TSMC > Interface IP > Memory Interface IP > HBM IP

HBM IP for TSMC

Welcome to the ultimate HBM IP for TSMC hub! Explore our vast directory of HBM IP for TSMC
All offers in HBM IP for TSMC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (26)
Compare 26 HBM IP for TSMC from 3 vendors (1 - 10)
  • TSMC CLN7FF HBM3 PHY
    • IGAHBMX03A is a HBM3 (High Bandwidth Memory) PHY IP compliant to the JEDEC HBM3 DRAM Specification Rev 0.95.
    • Built on TSMC 7nm process node, it supports data rate up to 7200 Mbps per data pin with DFI 1:4 clock frequency ratio (controller clock : WCK = 1:4).
    Block Diagram -- TSMC CLN7FF HBM3 PHY
  • HBM3 PHY V2 (Hard) - TSMC N3P
    • Supports 2.5D-based JEDEC standard HBM3 DRAMs with data rates up to 9600 Mbps
    • 16 independent 64-bit memory channels
    • Pseudo-channel operation supported to enable up to 32 32-bit pseudo-channels with 1024-bit PHY
    • Supports up to 4 trained frequencies with <5us switching time
    Block Diagram -- HBM3 PHY V2 (Hard) - TSMC N3P
  • HBM2E PHY V2 - TSMC N5
    • Complete HBM2/HBM2E IP solution, including PHY, controller and verification IP, reduces integration risk while minimizing time-to-market
    • 2.5D interposer expertise and reference designs
    • Supports 2.5D-based JEDEC standard HBM2/HBM2E SDRAMs with data rates up to 3200 Mbps
    Block Diagram -- HBM2E PHY V2 - TSMC N5
  • HBM2E PHY V2 - TSMC 7FF18
    • Complete HBM2/HBM2E IP solution, including PHY, controller and verification IP, reduces integration risk while minimizing time-to-market
    • 2.5D interposer expertise and reference designs
    • Supports 2.5D-based JEDEC standard HBM2/HBM2E SDRAMs with data rates up to 3200 Mbps
    Block Diagram -- HBM2E PHY V2 - TSMC 7FF18
  • HBM2E PHY V2 - TSMC 6FF18
    • Complete HBM2/HBM2E IP solution, including PHY, controller and verification IP, reduces integration risk while minimizing time-to-market
    • 2.5D interposer expertise and reference designs
    • Supports 2.5D-based JEDEC standard HBM2/HBM2E SDRAMs with data rates up to 3200 Mbps
    Block Diagram -- HBM2E PHY V2 - TSMC 6FF18
  • HBM2E PHY V2 (Hard 1) - TSMC 7FF18
    • Complete HBM2/HBM2E IP solution, including PHY, controller and verification IP, reduces integration risk while minimizing time-to-market
    • 2.5D interposer expertise and reference designs
    • Supports 2.5D-based JEDEC standard HBM2/HBM2E SDRAMs with data rates up to 3200 Mbps
    Block Diagram -- HBM2E PHY V2 (Hard 1) - TSMC 7FF18
  • HBM2E PHY V2 (Hard 1) - TSMC 6FF18
    • Complete HBM2/HBM2E IP solution, including PHY, controller and verification IP, reduces integration risk while minimizing time-to-market
    • 2.5D interposer expertise and reference designs
    • Supports 2.5D-based JEDEC standard HBM2/HBM2E SDRAMs with data rates up to 3200 Mbps
    Block Diagram -- HBM2E PHY V2 (Hard 1) - TSMC 6FF18
  • HBM2E PHY V2 (Hard 1) - TSMC 5FF12
    • Complete HBM2/HBM2E IP solution, including PHY, controller and verification IP, reduces integration risk while minimizing time-to-market
    • 2.5D interposer expertise and reference designs
    • Supports 2.5D-based JEDEC standard HBM2/HBM2E SDRAMs with data rates up to 3200 Mbps
    Block Diagram -- HBM2E PHY V2 (Hard 1) - TSMC 5FF12
  • HBM3 PHY V2 - TSMC N5
    • Supports 2.5D-based JEDEC standard HBM3 DRAMs with data rates up to 9600 Mbps
    • 16 independent 64-bit memory channels
    • Pseudo-channel operation supported to enable up to 32 32-bit pseudo-channels with 1024-bit PHY
    • Supports up to 4 trained frequencies with <5us switching time
    Block Diagram -- HBM3 PHY V2 - TSMC N5
  • HBM3 PHY V2 - TSMC N3E
    • Supports 2.5D-based JEDEC standard HBM3 DRAMs with data rates up to 9600 Mbps
    • 16 independent 64-bit memory channels
    • Pseudo-channel operation supported to enable up to 32 32-bit pseudo-channels with 1024-bit PHY
    • Supports up to 4 trained frequencies with <5us switching time
    Block Diagram -- HBM3 PHY V2 - TSMC N3E
×
Semiconductor IP