General Purpose PLL IP for SMIC
Welcome to the ultimate General Purpose PLL IP for SMIC hub! Explore our vast directory of General Purpose PLL IP for SMIC
All offers in
General Purpose PLL IP
for SMIC
Filter
Compare
60
General Purpose PLL IP
for SMIC
from 9 vendors
(1
-
10)
-
Fractional-N Frequency Synthesizer PLL
- Wide functional range allows all frequencies in a system to be synthesized with one PLL macro
- Input & output frequency ranges greater than 1000:1
-
High Performance Fractional-N RF Frequency Synthesizer PLLs for 5G, WiFi, etc
- Fractional-N digital PLL architecture, using an LC-tank oscillator
-
Low Voltage, Low Power Fractional-N PLLs
- Low power, suitable for IoT applications
- Good jitter, suitable for clocking digital logic.
- Extremely small die area (< 0.005 sq mm), using a ring oscillator
- Output frequency can be from 1 to 400 times the input reference, up to 1.5GHz
-
General Purpose Fractional-N PLLs
- Low power, suitable for logic clocking applications
- Extremely small die area, using a ring oscillator
- Twelve bits fractional resolution
-
Fractional-N PLLs for Performance Computing
- Low jitter, suitable for many clocking applications, including high speed digital, ADC, DAC, medium-speed PHY
- Extremely small die area (< 0.005 sq mm), using a ring oscillator
- Output frequency can be from 1 to 400 times the input reference, up to 4GHz
- Reference clock from 10MHz to 500MHz
-
PLL for TSMC 130nm LP
- Wide range N, M, P integer dividers.
- 40MHz – 600MHz output frequency range.
- Comparable frequency range 8MHz – 50MHz.
- 18pS RMS cycle to cycle jitter at 400MHz.
-
800MHz General Purpose PLL
- Wide range M, P integer dividers.
- 50MHz – 800MHz output frequency range.
- Compare frequency range 8MHz – 32MHz.
-
4-GHz Jitter-optimized low-power digital PLL
- - Jitter below 10-ps
- - Super small: 90 x 90 microns!
- - Very low power: 15-mW
- - Broad frequency range: 4-GHz
-
Minimum-area low-power clocking PLL (1st gen)
- - Super small: 80 x 80 microns!
- - Very low power: 12-mW
- - Broad frequency range: 2-GHz
- - Fast lock
-
MIPI PLL
- All output programmable dividers produce 50% duty cycle for both even and odd divisors
- High performance, highly programmable MIPI Pixel PLL
- Digital CMOS process
- Low power dissipation
