MPU analyst returns to research with ARC
![]() |
MPU analyst returns to research with ARC
By Peter Clarke, EE Times
July 21, 2000 (4:58 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000721S0034
LONDON Keith Diefendorff, formerly senior analyst with Cahners MicroDesign Resources and editor-in-chief of the Microprocessor Report newsletter, has been recruited as vice president of research at ARC Cores Ltd. (Elstree, England), a developer of processor intellectual property. Diefendorff, an engineer with a background in processor architecture development, will be based in San Jose, Calif. He has been given the task of building a U.S. research and development group for ARC and has been made responsible for "blue sky" work at ARC. Jim Turley, vice president of marketing at ARC, denied that Diefendorff had been hired specifically to develop a follow-up generation of the ARC configurable RISC architecture. "It's not like we've dropped a particular project in Keith's lap. We've given Keith a very open job description. He gets to choose what he wants to do and how many people he wants to do it," said Turley. In the late '80s, Di efendorff was chief architect of the Motorola 88110 and went on in the early '90s to serve as Motorola's chief PowerPC architect. In the late '90s, prior to joining MicroDesign Resources, Diefendorff directed all of Apple's microprocessor efforts and was the architect of the Altivec multimedia-instruction-set extension to the PowerPC architecture.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Synopsys' ARC SEM Security Processors Win Linley Group's 2016 Analysts' Choice Award for Best Processor IP
- National's new info-appliance MPU packs enhanced x86 core, power management
- Xilinx rolls soft core 32-bit MPU, eyes networking
- MPU peripheral cores roll ( Cast , Inc.)
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing