IP Catalog > Foundries > TSMC > Interface IP > Interconnect IP > PCI IP > PCI Express IP

PCI Express IP for TSMC

Welcome to the ultimate PCI Express IP for TSMC hub! Explore our vast directory of PCI Express IP for TSMC
All offers in PCI Express IP for TSMC
Filter
Filter

Login required.

Sign in

Search (15)
Compare 15 PCI Express IP for TSMC from 2 vendors (1 - 10)
Filter:
  • 3nm
  • PCIe 7.0 PHY, TSMC N3P x4, North/South (vertical) poly orientation
    • Supports the latest features of PCIe® 7.0 specification
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Unique DSP algorithms deliver more power efficiency across channels
    • Patent-pending diagnostic features enable near zero link downtime
    Block Diagram -- PCIe 7.0 PHY, TSMC N3P x4, North/South (vertical) poly orientation
  • PCIe 6.0 PHY NCS, TSMC N3P x4 1.2V, North/South (vertical) poly orientation
    • Supports the latest features of PCIe 6.x and CXL 3.x specifications
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Delivers more power efficiency across channels with unique DSP algorithms
    • Enables near zero link downtime with patent-pending diagnostic features
    Block Diagram -- PCIe 6.0 PHY NCS, TSMC N3P x4 1.2V, North/South (vertical) poly orientation
  • PCIe 6.0 PHY NCS, TSMC N3P x1 1.2V, North/South (vertical) poly orientation
    • Supports the latest features of PCIe 6.x and CXL 3.x specifications
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Delivers more power efficiency across channels with unique DSP algorithms
    • Enables near zero link downtime with patent-pending diagnostic features
    Block Diagram -- PCIe 6.0 PHY NCS, TSMC N3P x1 1.2V, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, TSMC N3P x8, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, TSMC N3P x8, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, TSMC N3P x1, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, TSMC N3P x1, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, TSMC N3E x8, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, TSMC N3E x8, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, TSMC N3E x4, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, TSMC N3E x4, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, TSMC N3E x2, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, TSMC N3E x2, North/South (vertical) poly orientation
  • PCIe 5.0 PHY, TSMC N3E x1, North/South (vertical) poly orientation
    • Supports all required features of the PCIe® 5.0, 4.0, 3.1, 2.1, 1.1, PIPE, and CXL 1.0, 1.1, and 2.0 specifications
    • x1, x2, x4, x8, x16 lane configurations with bifurcation
    • Multi-tap adaptive and programmable Continuous Time Linear Equalizer (CTLE) and Decision Feedback Equalization (DFE) supporting more than 36dB channel loss
    • Adaptive receiver equalizer with programmable settings
    Block Diagram -- PCIe 5.0 PHY, TSMC N3E x1, North/South (vertical) poly orientation
  • PCIe 6.0 PHY NCS, TSMC N3E x4 1.2V, North/South (vertical) poly orientation
    • Supports the latest features of PCIe 6.x and CXL 3.x specifications
    • Supports PAM-4 signaling and up to x16 lane configurations with bifurcation
    • Delivers more power efficiency across channels with unique DSP algorithms
    • Enables near zero link downtime with patent-pending diagnostic features
    Block Diagram -- PCIe 6.0 PHY NCS, TSMC N3E x4 1.2V, North/South (vertical) poly orientation
×
Semiconductor IP