IP Catalog > Foundries > TSMC > Analog IP > PLL IP > Clock Generator PLL IP

Clock Generator PLL IP for TSMC

Welcome to the ultimate Clock Generator PLL IP for TSMC hub! Explore our vast directory of Clock Generator PLL IP for TSMC
All offers in Clock Generator PLL IP for TSMC
Filter
Filter

Login required.

Sign in

Search (8)
Compare 8 Clock Generator PLL IP for TSMC from 2 vendors (1 - 8)
Filter:
  • 3nm
  • Fractional-N Frequency Synthesizer PLL
    • Wide functional range allows all frequencies in a system to be synthesized with one PLL macro
    • Input & output frequency ranges greater than 1000:1
    Block Diagram -- Fractional-N Frequency Synthesizer PLL
  • Very Low Area Fractional-N Frequency Synthesizer PLL
    • Wide functional range allows all frequencies in a system to be synthesized with one PLL macro
    • Input & output frequency ranges greater than 1000:1
  • TSMC CLN3PLVT 3nm Clock Generator PLL - 300MHz-1500MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN3PLVT 3nm Clock Generator PLL - 600MHz-3000MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN3PLVT 3nm Clock Generator PLL - 1200MHz-6000MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN3P 3nm Clock Generator PLL - 200MHz-1000MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN3P 3nm Clock Generator PLL - 400MHz-2000MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
  • TSMC CLN3P 3nm Clock Generator PLL - 800MHz-4000MHz
    • Designed as a very flexible clock multiplier capable of multiplying an input clock from 1 to 4096 with very small period jitter while operating at the highest possible bandwidth.
    • Delivers optimal jitter performance over all multiplication settings.
    • Available with multi-phase outputs and, in some processes, with an I/O voltage regulator.
    • Ideal for system clock generation, SerDes and video clock applications.
×
Semiconductor IP