UMC 55nm ULP Low-K process One Port Register File for periphery HVT
Overview
UMC 55nm ULP Low-K process One Port Register File for periphery HVT
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode uLP
UMC
Pre-Silicon:
55nm
Related IPs
- UMC 55nm uLP LowK Logic Process One Port Register File with well bias & periphery HVT
- UMC 0.162um eFalsh/LL One Port Register File_x005F_x000D_ memory compiler
- TSMC CLN7FF Synchronous One Port Register File Compiler
- TSMC CLN16FFC Ultra High Density One Port Register File
- Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k
- Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k