IGMSLRV01A is a synchronous SVT / LVT periphery ultra high density one port register file compiler. It is developed with TSMC 16 nm 0.8 V/1.8 V CMOS LOGIC FinFET Compact Process. Different combinations of words, bits, and column-selected number (MUX) could be used to generate the most desirable configurations.
Given the desired size and timing constraints, the IGMSLRV01A compiler is capable of providing suitable synchronous SRAM instances models within minutes. It is capable of automatically generating the datasheets, Verilog behavioral simulation models, Place & Route (P & R) models, and test patterns for use in ASIC designs. The duty cycle length could be neglected as long as setup/hold time and minimum high/low pulse width requirements are satisfied. This allows a more flexible clock falling edge during each operation.
TSMC CLN16FFC Ultra High Density One Port Register File
Overview
Key Features
- The Ultra High Density One Port Register File operates within voltage range from 0.72 V to 0.88 V and junction temperature range from -40 °C to 125 °C. The available supported macro size is configurable from 128 bits to 72K bits. The Compiler is divided into 3 groups according to their column selection numbers (Mux=1, 2 or 4).
- Pins and metal layers
- 1P4M (2Xa1Xd_h): 4 metal layers used and top metal is MXd.
- Power mesh supported with M4 pins
- Compilation options
- MUX selection for the desired macro aspect ratio
- Bit-write mask function (BWEB pin) that allows writing to designated bits in a word
- Power management
- Sleep mode powers down most of the peripheral circuits for leakage reduction with data retention.
- Deep sleep mode powers down most of the peripheral circuits for leakage reduction and retains memory array content with lower voltage.
- Shutdown mode achieves highest leakage reduction without data retention.
- General features
- High Current TSMC 6T 0.0864 um2 SRAM bit cell
- Frequently used EDA model support
- CPODE layer (206;32) used in layout design
Technical Specifications
Foundry, Node
TSMC 16nm CLN16FFC
Maturity
Silicon proven
TSMC
Silicon Proven:
16nm
Related IPs
- Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k
- Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k
- Single Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 40 k
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k
- Two Port Register File compiler - Memory optimized for high density and low power optimized - compiler range up to 40 k
- Two Port Register File compiler - Memory optimized for high density and low power optimized - compiler range up to 40 k