Multi Function IO interface (PCI/PCIX/DDR/LVDS/GPIO) - TSMC 90nm 90G,GT,LP
Overview
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-in self test (BIST).
Technical Specifications
Foundry, Node
TSMC 90nm
Maturity
Pre Silicon
Availability
Available
TSMC
Pre-Silicon:
90nm
FS
,
90nm
FT
,
90nm
G
,
90nm
GOD
,
90nm
GT
,
90nm
LP
,
90nm
zzz
Related IPs
- Multi Function IO interface (PCI/PCIX/DDR/LVDS/GPIO) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
- Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network
- SDRAM DDR3/2 & LPDDR3/2 Hardened PHY - TSMC 90nm 90G,GT,LP
- Multi Function IO interface (PCI/PCIX/DDR/LVDS/GPIO) - TSMC 55nm 55GP,LP,LP_EMF,ULP,ULP_EMF
- Multi Function IO interface (PCI/PCIX/DDR/LVDS/GPIO) - TSMC 65nm 65GP,LP,LP_EMF
- Multi Function IO interface (PCI/PCIX/DDR/LVDS/GPIO) - TSMC 80nm 80GC,LP_EMF