MIPI-I3C Combo IP Host/Target HDR-DDR compliance with Spec v1.1.1
Overview
MIPI I3C(Improved Inter Integrated Circuit) is a two-wire bidirectional serial Bus for sensors communication. The MIPI I3C interface has been developed to ease sensor system design architectures in mobile sensor and IoT / automotive sensor wireless products by providing a fast, low cost, low power.
Key Features
- Compliance as per MIPI I3C - V.1.1.1 Release .
- Two wire serial interface up to 12.5 MHz using Push-Pull and open drain
- Dynamic Addressing while supporting Static Addressing for Legacy I2C Devices.
- Support Single Data Rate messaging(SDR).
- Support Broadcast and Direct Common Command Code (CCC) Messages.
- In-Band Interrupt support.
- Hot-Join support.
- Synchronous Timing Support and Asynchronous Time Stamping.
- HDR Double Data Rate (HDR-DDR) Mode
- HDR Exit Pattern
- HDR Restart Pattern
Block Diagram
Applications
- Consumer Electronics.
- Defense.
- Aerospace.
- Virtual Reality.
- Augmented Reality.
- Medical.
- Biometrics (Finger prints, etc).
- Automotive Devices.
- Sensor Devices.
Deliverables
- Verilog Source code.
- User Guide.
- IP Integration Guide.
- Run and Synthesis script.
- Encrypted Verification Testbench Environment.
- Basic Testsuite
Technical Specifications
Availability
immediate
Related IPs
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- MIPI-I3C Combo Host and Target interface controller IP for Sensor and Peripheral connection
- HKDF/HMAC/SHA-256, SHA-256 IP Core with Extended Functionalities