The agileDSCL is a compact digital standard cell library customizable for specific foundries and processes, and optimized for low-power, ultra-low-leakage, high-density or high-speed applications.
It provides a selection of standard cells with functionalities essential to implement digital designs, with additional power management library to support the implementation of low-power designs.
Please contact Agile Analog to discuss specialized libraries
Agile Analog designs are based on tried and tested architectures to ensure reliability and functionality. Our design methodology is programmatic, systematic and repeatable leading to analog IP that is more verifiable, more robust and more reliable.
Our methodology also allows us to quickly re-target our IP to different process options. We support all the major foundries including TSMC, GlobalFoundries, Samsung Foundry and SMIC as well as other IC foundries and manufacturers. Please contact Agile Analog for further information.
Digital Cell Library Intel
Overview
Key Features
- • Compact standard cell library targeting a wide range of foundries and processes
- • Customized for low-power, ultra-low-leakage, high density or high-speed applications with choices of:
- o Multiple VT and channel length
- o Thick-Oxide based cells
- o Various track heights
- • Power Management library for low-power designs
- • Timing models for customizable range of PVT
- • High Quality library with class leading validation and models compatible with industry standard tools
Benefits
- Optimised for PPA targets / DFM
- - DFM-optimized
- Customization
- - Agile Analog’s COMPOSA tool enables efficient creation of libraries for specific foundries, processes, and cell architectures.
- - Possibility to generate models at customized PVT corners
Applications
- IoT, Security, Automotive, AI, SoCs, ASICs
Deliverables
- Datasheet
- Testing and Integration Guide
- Verilog Models
- Floorplan (LEF)
- Timing models (LIB)
- Netlist (CDL)
- Layout (GDS)
- Physical Verification Report
- Design Report
Technical Specifications
Foundry, Node
Intel
Intel Foundry
Pre-Silicon:
16nm
Related IPs
- Digital Cell Library Samsung
- HHGrace 0.11um ULL Process 6track Std Cell Library
- Silterra 0.18um ULL Process 7track Std Cell Library
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- A 130nm Wirebond IO library with 3.3V GPIO, LVDS TX & RX, 3.3V I2C open-drain, analog cell and OTP program cell