Analog Bits’ Differential Clock Receiver macro addresses a large portfolio of applications. The Receiver is
designed for digital logic processes and use robust design techniques to work in noisy SoC environments,
ranging from high speed communication to low power consumer applications.
The Receiver macro is implemented in Analog Bits’ proprietary architecture that uses core and IO devices at
core voltage only. In order to minimize noise coupling and maximize ease of use, the Receiver incorporates
signal ESD structures and a power supply ESD structure.
Differential Clock Receiver - TSMC CLN3P
Overview
Technical Specifications
Foundry, Node
TSMC N3P
TSMC
Pre-Silicon:
3nm
Related IPs
- Differential Clock Receiver to CML - TSMC CLN3P
- Differential Output Buffer - TSMC CLN3P
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- General Purpose PLL for TSMC 152nm
- Low Power PLL for TSMC 40nm ULP