Analog Bits’ Differential Clock Receiver macro addresses a large portfolio of applications. The Receiver is
designed for digital logic processes and use robust design techniques to work in noisy SoC environments,
ranging from high speed communication to low power consumer applications.
The Receiver macro is implemented in Analog Bits’ proprietary architecture that uses core and IO devices at
core voltage only. In order to minimize noise coupling and maximize ease of use, the Receiver incorporates
signal ESD structures and a power supply ESD structure.
Differential Clock Receiver - TSMC CLN3P
Overview
Technical Specifications
Foundry, Node
TSMC N3P
TSMC
Pre-Silicon:
3nm
Related IPs
- Differential Clock Receiver to CML - TSMC CLN3P
- MIPI D-PHY/LVDS Combo CSI-2 RX (Receiver) in TSMC 28HPC+
- Differential Output Buffer - TSMC CLN3P
- TSMC CLN3P 3nm Clock Generator PLL - 800MHz-4000MHz
- TSMC CLN3P 3nm Clock Generator PLL - 400MHz-2000MHz
- TSMC CLN3P 3nm Clock Generator PLL - 200MHz-1000MHz