ARM Targets Xeon
June 7, 2010
At our recent Linley Tech conference, Marvell's Viren Shah disclosed plans to take on Xeon in the server market. The company is developing new processors based on its 2GHz Sheeva CPU, an ARM-compatible design from Marvell's own CPU team. These processors will start with 4 CPUs, but the company plans to offer 8-CPU and 16-CPU versions as well. First samples are due later this year, with the first systems likely to appear in 2H11.
Related Semiconductor IP
- HOTLink II IP Core
- High Speed Data Bus (HSDB) IP Core
- 1-port Receiver or Transmitter HDCP 2.3 on HDMI 2.1 ESM
- HDMI 2.0/MHL RX Combo 1P PHY 6Gbps in TSMC 28nm HPC 1.8V, North/South Poly Orientation
- HDMI 2.0 RX PHY in SS 8LPP 1.8V, North/South Poly Orientation
Related Blogs
- CEVA-X1 DSP Core Targets Cellular IoT Opportunities
- CEVA's XC12 DSP Core Targets Multi-Gbit Cellular, Wi-Fi Opportunities
- HBM2E targets AI/ML training
- PlasticArm: Realizing the full potential of the Internet of Things
Latest Blogs
- UALink™ Shakes up the Scale-up AI Compute Landscape
- Scaling Out Deep Learning (DL) Inference and Training: Addressing Bottlenecks with Storage, Networking with RISC-V CPUs
- Cadence Transforms Chiplet Technology with First Arm-Based System Chiplet
- Redefining XPU Memory for AI Data Centers Through Custom HBM4 – Part 2
- Redefining XPU Memory for AI Data Centers Through Custom HBM4 – Part 1