SMIC 130nm LL Standard digital,analog and oscillator IO
Key Features
- Standard digital,analog and oscillator IO;
- Cell Size (Width * height) 60um * 106um and 130 um * 106 um (OSC IO) with DUP in-line bonding pads; 88 um * 106 um (PVDD1CER) without bonding pads;
- Work voltage: 1.8V~3.3V power;
- SMIC 0.13?m SMIC Logic Salicide 1.5V/3.3V Low Leakage Process;
- SMIC 0.13?m e-flash (pFlash) Salicide 1.5V/3.3V/5V Low Leakage Process;
- Suitable for 5,6,7 and 8 layers application;
Technical Specifications
Foundry, Node
SMIC 130nm LL
Maturity
In Production
SMIC
In Production:
130nm
LL
Related IPs
- SMIC 0.18um 1.8v RC Oscillator
- SMIC 65nm LL 3.3V-2.5/1.2V Power Regulator
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- SMIC 130nm EEPROM Standard digital,analog, oscillator IO and PCI IO
- SMIC 130nm G Standard digital,analog and oscillator IO
- SMIC 130nm LL Standard digital, analog and oscillator IO