PCI Express Differential Buffer IP, Single - Ended, UMC 90nm SP process
Overview
100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.II, UMC 55nm SP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 90nm SP
UMC
Pre-Silicon:
90nm
SP
Related IPs
- PCI Express PHY serial link PIPE Transceiver IP cell/hard macro
- 32-bit Initiator/Target for PCI Single Project Spartan Series
- IP Compiler for PCI Express x1 (Soft IP)
- PCI Express Gen 1/Gen 2 Phy
- Virtex-5 Endpoint Block Plus Wrapper for PCI Express (PCIe)
- Spartan-3 LogiCORE Endpoint PIPE for PCI Express (PCIe)