Wide Range PLL - TSMC CLN3P

Analog Bits’ Wide Range PLL addresses a large portfolio of applications, ranging from simple clock de-
skew and non-integer clock multiplication to programmable clock synthesis for multi-clock generation. The

PLLs are designed for digital logic processes and use robust design techniques to work in noisy SoC
environments, such as high speed communication to low power consumer to memory interfaces.
The PLL macro is implemented in Analog Bits’ proprietary architecture that uses core and IO devices. In
order to minimize noise coupling and maximize ease of use, the PLL incorporates a proprietary ESD
structure, which is proven in several generations of processes. Eliminating band-gaps and integrating all
on-chip components such as capacitors and ESD structures, helps the jitter performance significantly and
reduces stand-by power.