Proven PHY IP for USB Device, Host, and OTG with small footprint and low active power
The ubiquity of USB 2.0 in devices makes it nearly mandatory for any USB connectivity solution. The utility of USB 2.0 allows devices to have small buffers even at high data rates, supporting efficient device connection for smaller data sets in applications ranging from the mobile and consumer market, to enterprise, automotive, and internet of things (IoT). The Cadence® PHY IP for USB 2.0 for Samsung is designed to the USB 2.0 specification, and operates at High Speed (480Mbps), Full Speed (12Mbps), and Low Speed (1.5Mbps). The PHY IP complies with the UTMI v1.05 specification. The PHY IP also supports the USB Battery Charging Specification, Revision 1.2. The PHY IP is architected to quickly and easily integrate into any system on chip (SoC), and to connect seamlessly to a Cadence or third-party UTMI-compliant controller. Implemented on various process technologies, the PHY IP provides a cost-effective, low-power solution for demanding applications. It offers SoC integrators the advanced capabilities and support that not only meet, but exceed the requirements of high-performance designs and implementations. The PHY IP is silicon proven, and has been extensively validated with multiple hardware platforms. Cadence offers a comprehensive IP solution that is in volume production, and has been successfully implemented in more than 400 applications.
USB 2.0 PHY for Samsung
Overview
Key Features
- Compliant with USB 2.0 specification and backwards compatible to USB 1.1 specifications
- Supports host, peripherals, and OTG applications
- Supports Battery Charging Specification v1.2
- Supports link power management (LPM)
- Comprehensive test features: datapath loop back, scan, BIST, bypass
- 8-bit 60MHz and 16-bit 30MHz parallel interfaces
- APB and JTAG interfaces
- Multiple reference clock supported from 9.6MHz up to 52MHz
Applications
- Automotive,
- Communications,
- Consumer Electronics,
- Data Processing,
- Industrial and Medical,
- Military/Civil Aerospace,
- Others
Deliverables
- Verilog behavioral modules for PHY module
- Verilog testbench with configuration files and sample tests
- Liberty timing model
- Layout abstract in LEF format
- GDSII with flat netlist for LVS
Technical Specifications
Foundry, Node
Samsung 7nm
Maturity
Silicon proven
Samsung
Silicon Proven:
7nm
Related IPs
- USB-C 3.1/DP TX PHY for Samsung 11LPP, North/South Poly Orientation
- USB-C 3.1/DP TX PHY for Samsung 14LPP, North/South Poly Orientation
- USB 3.1 PHY (10G/5G) - TSMC N3A x1 OTG, North/South Poly Orientation for Automotive AEC-Q100 Grade 2
- USB 2.0 femtoPHY - GF 22FDSOI18 x1, N/S, for Automotive, ASIL B Random, AEC-Q100 Grade 1
- USB 2.0 femtoPHY - Samsung 11LPP18 x1, OTG, North/South (vertical) poly orientation
- USB 2.0 femtoPHY - Samsung 14LPP18 x1, OTG, North/South (vertical) poly orientation