PCI/PCIX Interface 2.5V Oxide Device - TSMC 65nm 65GP,LP,LP_EMF
Overview
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-in self test (BIST).
Technical Specifications
Foundry, Node
TSMC 65nm
Maturity
Pre Silicon
Availability
Available
TSMC
Pre-Silicon:
65nm
G
,
65nm
GP
,
65nm
LP
Related IPs
- PCI/PCIX Interface 2.5V, 3.3V Oxide Device - TSMC 0.13um LV,LVOD
- PCI/PCIX Interface 2.5V Oxide Device - TSMC 80nm 80GC,LP_EMF
- PCI/PCIX Interface 2.5V Oxide Device - TSMC 90nm 90G,GT,LP
- 2.5V Secondary oxide DDRx PHY - TSMC 65nm 65GP,LP,LP_EMF
- IBM 10SF 65nm 2.5v PLL
- ISO/IEC 7816-3 digital controller for interface device compliant with ETSI TS 102 221 and EMV 2000 standards