LVDS/LVPECL combo pad - TSMC 80nm 80GC,LP_EMF
Overview
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-in self test (BIST).
Technical Specifications
Foundry, Node
TSMC 80nm
Maturity
Pre Silicon
Availability
Available
TSMC
Pre-Silicon:
80nm
Related IPs
- SSTL_15 / SSTL_18 Combo I/O Pad Set
- Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 80nm 80GC,LP_EMF
- PCI/PCIX Interface 2.5V Oxide Device - TSMC 80nm 80GC,LP_EMF
- DDRI/II/III SSTL/HSTL combo interface without RTT (rectangle) - TSMC 80nm 80GC,LP_EMF
- DDRI/II/III SSTL/HSTL combo interface with RTT (rectangle) - TSMC 80nm 80GC,LP_EMF
- 2.5V/3.3V Capable General Purpose IO (rectangle) - TSMC 80nm 80GC,LP_EMF