Voltage Detector IP, 4 Levels, UMC 55nm SP process
Overview
4-Level Voltage Detector for USB-OTG, UMC 55nm 2.5V overdrive 3.3V device SP/HVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- Voltage Detector IP, 4 Levels, UMC 0.13um LL/FSG process
- Voltage Detector IP, 4 Levels, UMC 0.18um G2 process
- Voltage Detector IP, 4 Levels, UMC 65nm LL process
- Voltage Detector IP, 4 Levels, UMC 0.153um G2 process